

TITLE OF THE INVENTION

SEMICONDUCTOR INTEGRATED CIRCUIT

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is based upon and claims the
5 benefit of priority from the prior Japanese Patent
Application No. 2000-088408, filed March 28, 2000, the
entire contents of which are incorporated herein by
reference.

BACKGROUND OF THE INVENTION

10 The present invention relates to a semiconductor integrated circuit having a plurality of macros integrated therein (hereinafter referred to "multi macro integrated semiconductor IC" for brevity) on a semiconductor chip and, more specifically, relates to a
15 control circuit thereof for performing data transfer and testing of macro circuits, and is intended to be used in an LSI (Large Scale Integration) having a plurality of DRAM circuits integrated therein, a DRAM embedded logic LSI having a plurality of DRAM circuits
20 and logic circuits integrated together therein, etc.

As multi macro integrated LSI circuits having a plurality of macro circuits integrated therein, there are DRAM having a plurality of DRAM circuits (macro circuits) integrated therein, a DRAM embedded logic LSI
25 having a DRAM circuit (macro circuit) and a macro circuit of other kind, for example a logic circuit, integrated therein, and the like.

Conventionally, in a LSI having a plurality of DRAM circuits integrated therein, when the plurality of DRAM circuits are to be tested, each of the DRAM circuits is tested independently from each other.

5 FIG. 7 is a view showing an access pattern for two DRAM circuits DRAM1, DRAM2 in the conventional LSI that is formed of a plurality of DRAM circuits and is, specifically, a view showing a sequence of access in the case where the two DRAM circuits DRAM1, DRAM2 are successively tested. FIG. 8 is a flowchart in the case 10 where the two DRAM circuits are tested in the access pattern of FIG. 7.

In the access pattern, first, the memory cells of a first row in the first DRAM circuit DRAM1 are 15 sequentially accessed over the whole columns. Next, the memory cells of a second row in the first DRAM circuit DRAM1 are sequentially accessed over the whole columns. Such access is repeated from the following row to the last row of the first DRAM circuit DRAM1. 20 After the completion of the access to the first DRAM circuit DRAM1, an access is performed to the memory cells of the second DRAM circuit DRAM2 in the same manner as in the above-mentioned first DRAM circuit DRAM1. That is, the memory cells of a first row in the 25 second DRAM circuit DRAM2 are sequentially accessed over the whole columns. Next, the memory cells of the second row in the second DRAM circuit DRAM2 are

SEARCHED, SERIALIZED, INDEXED, FILED

sequentially accessed over the whole columns. Such access is repeated from the following row to the last row of the second DRAM circuit DRAM2.

In this case, for each of the first and second DRAM circuits DRAM1 and DRAM2, every time each DRAM circuit is accessed, it is necessary to set an access period tRAS to activate the bank active signal BACT and then select one of the rows of each DRAM circuit to conduct read operation for the memory cells successively over the columns and a precharge period tRP to conduct a bit line precharge operation in response to a bit line precharge signal BPRC. That is, for the first DRAM circuits DRAM1, every time each row of the first DRAM circuits DRAM1 is accessed, it is necessary to set the access period tRAS to activate the bank active signal BACT and then select one of the rows of the DRAM circuit DRAM1 to conduct read operation for the memory cells successively over the columns and the precharge period tRP to conduct a bit line precharge operation in response to a bit line precharge signal BPRC. Similarly, for the second DRAM circuits DRAM2, every time each row of the second DRAM circuits DRAM2 is accessed, it is necessary to set the access period tRAS to activate the bank active signal BACT and then select one of the rows of the second DRAM circuit DRAM2 to conduct read operation for the memory cells successively over the columns and the precharge period

TOP SECRET, DRAFTING COPY

tRP to conduct a bit line precharge operation in response to a bit line precharge signal BPRC.

Then, when each of the DRAM circuits DRAM1 and DRAM2 is accessed as described above, it is necessary to take the time tRAS from the activation to the precharge and the time tRP from the precharge to the activation for each DRAM circuit; consequently there is a disadvantage of taking a long time for testing.

FIG. 9 is a flowchart in the case where, in the conventional LSI having a plurality of, for example a synchronous type, DRAM circuits integrated therein, the two DRAM circuits DRAM1, DRAM2 are controlled in a manner such that the data is transferred to the outside thereof.

First, the memory cells of a first row of the first DRAM circuit DRAM1 are accessed sequentially over the whole columns. Next, the memory cells of a first row of the second DRAM circuit DRAM2 are accessed sequentially over the whole columns. Next, the memory cells of a second row of the first DRAM circuit DRAM1 are accessed sequentially over the whole columns. Next, the memory cells of a second row of the second DRAM circuit DRAM2 are accessed sequentially over the whole columns. The access is repeated for all of the following rows, from the next row to the last row, while the access to the first DRAM circuit DRAM1 and the access to the second DRAM circuit DRAM2 are

PRINTED IN U.S.A.

alternately changed over for each row.

In this case, every time each row of one of the DRAM circuits is accessed, it is necessary to set an access period tRAS to activate the bank active signal BACT of said one DRAM circuit and to subsequently select one of the rows to conduct read operation for the memory cells successively over the columns and a precharge period tRP to conduct bit line precharge operation by a bit line precharge signal BPRC and to subsequently activate the bank active signal BACT of the other DRAM circuit. That is, every time each row of the first DRAM circuit DRAM1 is accessed, it is necessary to set the access period tRAS to activate the bank active signal BACT of the first DRAM circuit DRAM1 and to subsequently select one of the rows to conduct read operation for the memory cells successively over the columns; and the precharge period tRP to conduct bit line precharge operation by a bit line precharge signal BPRC and to subsequently activate the bank active signal BACT of the second DRAM circuit DRAM2. Similarly, every time each row of the second DRAM circuit DRAM2 is accessed, it is necessary to set the access period tRAS to activate the bank active signal BACT of the second DRAM circuit DRAM2 and to subsequently select one of the rows to conduct read operation for the memory cells successively over the columns and the precharge period tRP to conduct bit

00000000000000000000000000000000

line precharge operation by a bit line precharge signal BPRC and to subsequently activate the bank active signal BACT of the first DRAM circuit DRAM1.

However, by a very fact that the time tRAS from
5 the activation to the precharge for each DRAM circuit
and the time tRP to precharge one DRAM circuit and then
make other DRAM circuit active are required, as
described above, when the data that was read from a
10 DRAM circuit by alternately accessing the plurality of
DRAM circuits is transferred, there arises a problem
when the data is desired to be transferred in a high
speed.

FIG. 10 shows a portion of a DRAM circuit
corresponding to one bank of the DRAM circuit.

15 The memory cell array FIG. 10 comprises a sub cell
array portion including a plurality of memory cells MC
of a one transistor/one capacitor configuration each of
which is disposed at each of cross parts that are
specified by word lines WL_i (WL₁, WL₂, ..., WL_n)
20 arranged in a row direction and bit line pairs BL_i,
/BL_i (BL₀, /BL₀, BL₁, /BL₁, ..., BL_n, /BL_n) arranged in
a column direction perpendicular to the row direction;
and sense amplifiers S/A that are disposed at both
sides of each of the sub cell arrays and amplify the
25 data that was read out to the bit-line BL_i or /BL_i from
the memory cell of the selected row, where the data is
written therein or read therefrom via column switch CS

DISCLOSED: GOVERNMENT USE

that is selected by the column selection line CSLi.

As described above, in the conventional LSI circuit having a plurality of DRAM circuits integrated therein, due to the fact that the time tRAS from the activation to the precharge for each DRAM circuit and the time tRP to precharge one DRAM circuit and then make other DRAM circuit active are required, there is a disadvantage when the data that is read out from each DRAM circuit is desired to be transferred in a high speed. Moreover, there is such a disadvantage that it takes a long time to perform testing of each DRAM circuit.

BRIEF SUMMARY OF THE INVENTION

The present invention is devised to solve the above-mentioned disadvantage and it is an object of the present invention to provide a multi macro integrated semiconductor IC that makes it possible to transfer the data being read from the plurality of DRAM circuits in a high speed.

20 Further, it is another object of the present invention to provide a multi macro integrated semiconductor IC capable of shortening a test time required to test the plurality of DRAM circuits.

According to a first aspect of the present
invention, there is provided a semiconductor integrated
circuit comprising: a plurality of DRAM circuits; a
control circuit that receives a test control signal to

perform a test control in which the plurality of RAM circuits are tested while the access to the plurality of DRAM circuits is subsequently changed for each row; an input selector that is controlled by the control circuit and inputs a DRAM macro signal to the plurality of DRAM circuits at the time of a test; and an output selector that is controlled by the control circuit, and outputs output signals of the plurality of DRAM circuits sequentially to a macro output terminal at the time of the test.

In the semiconductor integrated circuit according to the first aspect of the present invention, the control circuit may be directly connected to a control signal input terminal to be controlled from the control signal input terminal and thereby the control circuit is directly controlled from the control signal input terminal.

In the semiconductor integrated circuit according to the first aspect of the present invention, the input selector may be controlled by the control circuit to input a DRAM macro signal to one of the plurality of DRAM circuits at the time of a normal operation. The control circuit may be directly connected to a control signal input terminal to be controlled from the control signal input terminal and thereby the control circuit is directly controlled from the control signal input terminal.

In the semiconductor integrated circuit according to the first aspect of the present invention, the output selector may be controlled by the control circuit to output an output signal of one of the plurality of DRAM circuits to the macro output terminal at the time of a normal operation. The control circuit may be directly connected to the control signal input terminal to be directly controlled from the control signal input terminal and thereby is controlled directly from the control signal input terminal.

In the semiconductor integrated circuit according to the first aspect of the present invention, the control circuit may perform a test control of the plurality of DRAM circuits in such a manner that the access to first rows of the plurality of DRAM circuits is performed while successively changing the access to the plurality of DRAM circuits, and, following the access to the first rows of the plurality of DRAM circuits, the same access as that to the first rows of the plurality of DRAM circuits is performed from the next rows to the last rows of the plurality of DRAM circuits while successively changing the access to the plurality of DRAM circuits for each row. The control circuit may be connected directly to the control signal input terminal to be directly controlled from the control signal input terminal and thereby the control circuit is directly controlled from the control signal

input terminal.

According to a second aspect of the present invention, there is provided a semiconductor integrated circuit comprising: a plurality of DRAM circuits; a plurality of control circuits each of which is provided corresponding to one of the plurality of DRAM circuits, and receives a test control signal to perform a test control of the corresponding one DRAM circuit; and an output selector that is controlled by the control signal, and outputs output signals of the plurality of DRAM circuits sequentially to a macro output terminal at the time of a test.

In the semiconductor integrated circuit according to the second aspect of the present invention, the control circuits may be directly connected to a control signal input terminal to be controlled from the control signal input terminal and thereby the control circuits are directly controlled from the control signal input terminal.

20 In the semiconductor integrated circuit according
to the second aspect of the present invention, the
semiconductor integrated circuit may further comprise
an input selector for receiving a DRAM macro signal.
The control circuits may be directly connected to a
control signal input terminal to be controlled from the
control signal input terminal and thereby the control
circuits are directly controlled from the control

signal input terminal.

In the semiconductor integrated circuit according to the second aspect of the present invention, the output selector may be controlled by the control circuit to output an output signal of one of the plurality of DRAM circuits to the macro output terminal at the time of a normal operation. The control circuits may be directly connected to a control signal input terminal to be controlled from the control signal input terminal and thereby the control circuits are directly controlled from the control signal input terminal.

In the semiconductor integrated circuit according to the second aspect of the present invention, the control circuits may perform a test control of the plurality of DRAM circuits in such a manner that the access to first rows of the plurality of DRAM circuits is performed while successively changing the access to the plurality of DRAM circuits, and, following the access to the first rows of the plurality of DRAM circuits, the same access as that to the first rows of the plurality of DRAM circuits is performed from the next rows to the last rows of the plurality of DRAM circuits while successively changing the access to the plurality of DRAM circuits for each row. The control circuits may be directly connected to a control signal input terminal to be controlled from the control signal input terminal and thereby the control circuits are

directly controlled from the control signal input terminal.

According to a third aspect of the present invention, there is provided a semiconductor circuit 5 comprises: a plurality of DRAM circuits; a control circuit that receives a control signal and controls the plurality of DRAM circuits simultaneously and independently from each other; an input selector for supplying a DRAM macro signal input to one of the plurality of DRAM circuits; an output selector that 10 selects an output signal of one of the plurality of DRAM circuits and outputs the output signal to a macro output terminal.

In the semiconductor integrated circuit according to the third aspect of the present invention, on receiving the control signal, the control circuit may control the plurality of DRAM circuits so that data is read from the plurality of DRAM circuits sequentially and transferred to the outside of the DRAM circuits.

The control circuit may operate such that the control circuit supplies the bank active signal BACT to one of the plurality of DRAM circuits and then controls the output selector in a manner such that the output selector selects the output signal of the one DRAM circuit, and then, after the data is read and outputted from columns of the one DRAM circuit sequentially, supplies a bit line precharge signal BPRC to the one

DRAM circuit, and the control circuit may operate such
that the control circuit supplies the bank active
signal BACT to another DRAM circuit while supplying a
read signal READ to the one DRAM circuit, and controls
5 the output selector so as to select the output signal
of the another DRAM circuit while supplying the bit
line precharge signal BPRC to the one DRAM circuit.

Additional objects and advantages of the invention
will be set forth in the description which follows, and
in part will be obvious from the description, or may be
learned by practice of the invention. The objects and
advantages of the invention may be realized and
obtained by means of the instrumentalities and
combinations particularly pointed out hereinafter.
10

15 BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

The accompanying drawings, which are incorporated
in and constitute a part of the specification,
illustrate presently preferred embodiments of the
invention, and together with the general description
given above and the detailed description of the
20 preferred embodiments given below, serve to explain the
principles of the invention.

FIG. 1 is a block diagram showing part of a DRAM
integrated LSI in which a plurality of (in FIG. 1, two)
25 DRAM circuits (macro circuits) are integrated in a
semiconductor chip, according to a first embodiment of
the present invention.

6983145 102804

FIG. 2 is a view showing an access pattern for two DRAM circuits in the LSI of FIG. 1 and is, specifically, a view showing the sequence of access in the case where the two DRAM circuits are tested, while successively changing the DRAM circuits to be accessed in a unit of row.

FIG. 3 is a flowchart in the case where the two DRAM circuits are tested in the access pattern shown in FIG. 1, while successively changing the DRAM circuits to be accessed in a unit of row.

FIG. 4 is a block diagram showing part of a DRAM integrated logic LSI according to a second embodiment of the present invention.

FIG. 5 is a block diagram showing part of a DRAM integrated logic LSI in which a plurality of DRAM circuits (macro circuits) and a single logic circuit (macro circuit) on the same semiconductor chip according to a third embodiment of the present invention, only two DRAM circuits being shown for simplicity.

FIG. 6 is a flowchart in the case where the data is read alternately from the two DRAM circuits of the LSI of FIG. 5 and the data is transferred to the outside.

25 FIG. 7 is a view showing an access pattern for two
DRAM circuits in the conventional LSI having a
plurality DRAM circuits integrated therein and is,

specifically, a view showing the sequence of access in the case where the two DRAM circuits are tested.

FIG. 8 is a flowchart in the case where two DRAM circuits are tested in the access pattern shown in

5 FIG. 7.

FIG. 9 is a flowchart in the case where the two DRAM circuits are controlled such that the data is transferred to the outside of the DRAM circuits in the conventional LSI having a plurality of DRAM circuits of a synchronous type integrated therein.

FIG. 10 is a circuit diagram that typically shows a DRAM circuit portion corresponding to one bank of the DRAM circuit.

DETAILED DESCRIPTION OF THE INVENTION

15 Hereafter, embodiments according to the present invention will be described in detail referring to the drawings.

FIG. 1 is a block diagram showing part of a DRAM integrated LSI in which a plurality of (in FIG. 1, as a typical case, two) DRAM circuits (macro circuits) are integrated in a semiconductor chip, according to a first embodiment of the present invention.

The LSI chip comprises a first DRAM circuit 11, a second DRAM circuit 12, a control circuit 13 for performing various controls, such as input/output control to the two DRAM circuits 11 and 12 and test control, in response to a test control signal input, an

input selector 14, and an output selector 15.

On the outside of the LSI chip, provided are a control input terminal 16 for inputting test control signals, a macro input terminal 17 for inputting DRAM macro signals, and a macro output terminal 18 for outputting the DRAM macro signals. Further, the above-mentioned test control input terminal 16 is connected to the control circuit 13, the macro input terminal 17 is connected to the input selector 14, and the macro output terminal 18 is connected to the output selector 15.

The input selector 14 supplies the DRAM macro signal (address input, the data input, etc. inputted in a time series mode) inputted via the macro input terminal 17 to a selected one of the two DRAM circuits 11 and 12 at the time of a normal operation; the input selector 14 supplies the DRAM macro signal to both of the two DRAM circuits 11 and 12, at the time of a test when controlled by the control circuit 13.

At the time of the normal operation, the output selector 15 outputs an output signal of a selected one of the DRAM circuits 11 and 12 to the macro output terminal 18; at the time of the test when the output selector 15 is controlled by the control circuit 13, the output selector 15 is controlled so as to select alternately an output signal of the DRAM circuit 11 and an output signal of the DRAM circuit 12 and output

alternately output signals to the macro output terminal 18.

FIG. 2 is a view showing an access pattern for the two DRAM circuits 11 and 12 of, for example, a
5 synchronous type in the LSI of FIG. 1 and is,
specifically, a view showing the sequence of access
when the two DRAM circuits 11 and 12 are tested while
the access to the two DRAM circuits 11 and 12 is
changed for each row. FIG. 3 is a flowchart in the
10 case where the two DRAM circuits 11 and 12 are tested
while the access to the two DRAM circuits 11 and 12 is
changed for each row.

When the control circuit 13 receives a control signal inputted via the control input terminal 16, in
15 order to test the two DRAM circuits 11 and 12, the control circuit 13 controls the input selector 14 in a manner such that the DRAM macro signal input is inputted to both of the DRAM circuits 11 and 12 and also controls the output selector 15 in a manner such
20 that the output signals of the DRAM circuits 11 and 12 are alternately outputted to the macro output terminal 18. The test of the two DRAM circuits 11 and 12 is performed while the access to the two DRAM circuits 11 and 12 is changed for each row. That is, first, with
25 respect to first rows of the DRAM circuits 11 and 12, the memory cells of the first row of the first DRAM circuit 11 are accessed successively over the columns,

00000000000000000000000000000000

and then the memory cells of the first row of the second DRAM circuit 12 are accessed successively over the columns. Next, with respect to second rows of the DRAM circuits 11 and 12, the memory cells of the second 5 row of the first DRAM circuit 11 are accessed successively over the columns, and then the memory cells of the second row of the second DRAM circuit 12 are accessed successively over the columns. Such access is repeated for the following rows of the two 10 DRAM circuits 11 and 12, from the next row to the last row. In practice, since the semiconductor circuit further includes a third DRAM circuit, a fourth DRAM circuit, ... and an n-th DRAM circuit, then following the access to the memory cells of the first row of the 15 second DRAM circuit 12, the memory cells of a first row of the third DRAM circuit are accessed successively over the columns, the memory cells of a first row of the fourth DRAM circuit are accessed successively over the columns, and lastly the memory cells of a first row of the n-th DRAM circuit are accessed successively over 20 the columns. Subsequently, after the memory cells of the first row of the n-th DRAM circuit was accessed successively over the columns, the memory cells of the next rows i.e. the second rows of the first DRAM circuit, of the second DRAM circuit, of the third DRAM circuit, of the fourth DRAM circuit, and of the n-th 25 DRAM circuit are accessed similarly. After this, such

access is repeated for further next rows of the first DRAM circuit, of the second DRAM circuit, of the third DRAM circuit, of the fourth DRAM circuit, and lastly of the n-th DRAM circuit until the row to be accessed
5 comes to the last one.

Here, the time required to access one row of each of the two DRAM circuits 11 and 12 comprises the following time periods: a first access period when the bank active signal BACT is activated and subsequently a
10 read operation is executed to the memory cells of the first DRAM circuit successively over the columns; a first output period when the output selector 15 is controlled so as to output the data with a predetermined width of the first DRAM circuit 11; a
15 second access period when a read operation is executed to the memory cells of the second DRAM circuit successively over the columns; a precharge period when a bit line precharge operation is executed by a bit line precharge signal BPRC; and a second output period
20 when the output selector 15 is controlled so as to output the data with a predetermined width of the second DRAM circuit. The precharge period and the second output period may be replaced with each other in terms of order.

25 As described above, since the DRAM circuits are tested while the access to the DRAM circuits is changed for each row, there can be provided an LSI having DRAM

RIGHT-READING ORDER

circuits integrated therein featured in that a test time is shortened and test efficiency is improved compared to the conventional LSI.

In the above-mentioned LSI having DRAM circuits integrated therein according to the first embodiment of the present invention, the DRAM circuits are controlled by a single control circuit 13. However, also in a DRAM integrated LSI that has a plurality of DRAM circuits each equipped with a test circuit, the present invention can be embodied in a form corresponding to the above-mentioned embodiment, and hereafter its example will be described.

FIG. 4 is a block diagram showing part of a logic LSI having DRAM circuits integrated therein, according to a second embodiment of the present invention.

The LSI chip comprises a first DRAM circuit 41a of, for example, a synchronous type; a second DRAM circuit 42a; a first test circuit 41b for performing various tests on the first DRAM circuit 41a in response to the test control signal; a second test circuit 42b for performing various tests on the second DRAM circuit 42a in response to the test control signal; and a output selector 25.

On the outside of the LSI chip, provided are a control input terminal 26, a macro input terminal 27 for inputting the DRAM macro signals, and a macro output terminal 28 for outputting the DRAM macro

0982003 0982003

signals. The control input terminal 26 is connected to the first test circuit 41a and the second test circuit 42a, the macro input terminal 27 is connected to the first test circuit 41b and the second test circuit 42b,
5 and the macro output terminal 28 is connected to the output terminal 25.

The DRAM macro signal input (an address input, a data input, etc. inputted in a time-series mode) is inputted into the first DRAM circuit 41a via the first test circuit 41b and also inputted into the second DRAM circuit 42a via the second test circuit 42b.
10

At the time of the normal operation, the output selector 25 selects an output signal that is outputted from the first DRAM circuit 41a via the first test circuit 41b or an output signal that is outputted from the second DRAM circuit 42a via the second test circuit 42b. At the time of the test, the output selector 25 alternately selects the output signal outputted via the first test circuit 41b and the output signal outputted
15 via the second test circuit 42b and outputs the output signal so selected to the macro output terminal 28.
20

Also in the above-mentioned second embodiment of the logic LSI having DRAM circuits integrated therein, when the two DRAM circuits 41a, 42a are tested, the two DRAM circuits 41a, 42a can be accessed in a way corresponding to the operation of the LSI according to
25 the first embodiment; therefore the LSI of the second

CONTINUATION OF PAGES 1-4

embodiment can achieve the same effect as that of the LSI according to the first embodiment. The present invention can be put into practice for an LSI having more than two DRAM circuits integrated therein and when
5 three or more DRAM circuits are tested in the LSI, the DRAM circuits can be accessed in a way corresponding to the operation of the LSI of the above-mentioned first embodiment.

10 The first test circuit 41b and the second test circuit 42b may be equipped with a function of output data compression (for example, a function of compressing 128 bit data to 8 bit data).

15 An example of a variant of the second embodiment of the present invention will be herein described.

In the LSI according to the second embodiment, the DRAM macro signal is inputted to both the first test circuit 41b and the second test circuit 42b. However, by adding an input selector 24 as shown by a broken line in FIG. 4, the DRAM macro signal may be inputted
20 only to one of the two test circuits 41a and 42b that is selected by a control signal.

This modification enables, at the time of the test, two different data can be written in the two test circuits 41a and 42a, for example, in a manner that the data consisting of only "1's" is inputted to the first test circuit 41a and the data consisting of only "0's" is inputted to the second test circuit 42a.

00000000000000000000000000000000

In the above-mentioned embodiments, described are examples where the plurality of DRAM circuits are controlled in a mutually identical manner to effect performance of the test. However, the plurality of 5 DRAM circuits may be controlled independently from each other to effect, for example, data transfer. There will be described herein a third embodiment of the present invention in which the plurality of DRAM circuits are controlled independently from each other 10 to effect data transfer with reference to FIG. 5.

FIG. 5 is a block diagram showing part of a DRAM integrated logic LSI having a plurality of DRAM circuits (macro circuits) and one logic circuit (macro circuit; for example, a micro computer) integrated on a 15 semiconductor chip.

The LSI chip comprises a logic circuit 50; a first DRAM circuit 51; a second DRAM circuit 52; a control circuit 53 for controlling the DRAM circuits 51 and 52 simultaneously and independently in response to a 20 control signal input; an input selector 54; and an output selector 55.

On the outside of the LSI chip, provided are a control input terminal 56 for inputting control signals, a macro input terminal 57 for inputting the DRAM macro signals; and a macro output terminal 58 for outputting the DRAM macro signals. Further, the control input terminal 56 is connected to the control circuit 53, the 25

PRINTED IN U.S.A. - 10 -

macro input terminal 57 is connected to the input selector 54, and the macro output terminal 58 is connected to the output selector 55.

5 The input selector 54 supplies the DRAM macro signal (an address input, an data input, etc. inputted in a time series mode) inputted thereto via the macro input terminal 57 to a selected one of the two DRAM circuits 51 and 52.

10 The output selector 54 outputs the output signal of a selected one of the two DRAM circuits 51 and 52 that is selected to the macro output terminal 58.

15 When the control circuit 53 receives the control signal inputted via the control input terminal 56, the control circuit 53 controls the DRAM circuits 51 and 52 simultaneously and independently from each other to read the data from the DRAM circuits 51 and 52 alternately and transfer the data to the outside of the LSI.

20 FIG. 6 is an access (interleave access) flowchart in the case where in the LSI of FIG. 5 the DRAM circuits 51 and 52 are activated alternately, and the data is read from the DRAM circuits 51 and 52 alternately and transferred to the outside of the DRAM circuits.

25 That is, the bank active signal BACT is supplied to the first DRAM circuit 51, then the output selector 55 is controlled to be in a state capable of selecting

the output signal of the first DRAM circuit 51 and to sequentially read the data from the columns of the first DRAM circuit 51 and output the data.

Subsequently, the bit line precharge signal BPRC is
5 supplied. During these operations, a read out control signal READ is supplied to the first DRAM circuit 51, while the bank active signal BACT is supplied to the second DRAM circuit 52. Further, the bit line precharge signal BPRC is supplied to the first DRAM circuit 51, while the output selector 55 is controlled
10 to be in a state capable of selecting the output signals of the second DRAM circuit 52.

By these operations, it becomes possible that immediately when the read-out of data from the first
15 DRAM circuit 51 corresponding to one batch has been finished, data is sequentially read from the columns of the second DRAM circuit 52 and outputted. Further, a read control signal READ is supplied to the second DRAM circuit 52, while the bank active signal BACT is supplied to the first DRAM circuit 51, and on the other hand a bit line precharge signal BPRC is supplied to the second DRAM circuit 52, while the output selector 55 is controlled to be in a state capable of selecting the output signal of the first DRAM circuit 51.

20 25 By repeating such operations, the LSI can be made free from time restraint due to the time tRP from the precharge to the activation when the data is read

alternately from the DRAM circuits 51 and 52. That is, the time tRP is apparently masked; therefore this scheme makes it possible to transmit the read-out data in a high speed.

5 As described in the foregoing, according to the multi macro integrated semiconductor IC of the present invention, the test time required to perform testing of the plurality of DRAM circuits can be shortened and the read-out data of the plurality of DRAM circuits can be transferred in a high-speed.

10 Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments
15 shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.

00000000000000000000000000000000